Architectural Support for Persistent Memory

NANDA Workshop

William Wang 6 September 2022

arm

Executive Summary

- NVM uses
 - More memory (denser but slower) and persistent memory
- Persistent use -> software changes
 - Do we have sufficient support in the Arm architecture for programming persistent memory?
- Problems
 - Persist ordering across threads (concurrency on PM locking, lock-free and TM)
 - Persist ordering within a thread (weak memory models)
- Solutions
 - Persistent transitive stores (for lock-free concurrency on PM and synchronization primitives)
 - Battery-backed buffers (for concurrency and performance, also sequential programs)
- Other challenges
 - Failure atomicity, persistent addressing

NVM Augments SRAM, DRAM, NOR, and NAND

In Embedded, Client, and Infrastructure



Arm MUSCA-S1 Board with MRAM at 28nm in 2019 Arm-based Nokia Asha Smartphone with Micron PCM in 2012 CXL Connected Persistent Memory in Infrastructure





Persistent Use

Beyond 'More Memory'

- Byte addressable, denser than DRAM
- Today: new memory technologies offering density and cost improvements over DRAM
- **Tomorrow:** unlock performance through single memory for storage and compute



ISA & uarch support

arm

Memory Persistency

- + + + + + + + + + + + + + +
- + + + + + + + + + + + +
- + + + + + + + + Do we have sufficient support in the Arm ISA for programming persistent memory?

System Assumption



PoP: Point of Persistence

ADR : Asynchronous DRAM Refresh

WPQ: Write Pending Queue

- Point of Persistence (PoP) at the persistent memory module or the memory controller WPQ
 - Contents in the power-fail protection domain will be saved upon power failure
- Caches and cores are still in the volatile domain
 - Contents will be lost upon power failure
- Persistency < Consistency (behind)</p>
 - Stores need to be drained from volatile caches to PoP explicitly by software to sync persistency w. consistency

Architectural Support to Sync Visibility & Persistency



PoP: Point of Persistence PoDP: Point of Deep Persistence ADR : Asynchronous DRAM Refresh DSB: Data Synchronization Barrier DMB: Data Memory Barrier

PoCV: Point of Concurrent Visibility

DC CVAP in Armv8.2-A and DC CVADP in Armv8.5-A

Barrier (DSB) to guarantee completion of DC CVA[D]P cache maintenance operations

Barrier (DMB) to order DC CVA[D]P cache maintenance operations

Global Visibility Order





DMB: Data Memory Barrier DMB.ST: Store barrier



View of the NVM: Persist Order



Enforcing Persist Order



Challenge: Data Loss In Concurrent Linked List

1. if(CAS(&last->next, next, node)) { 1 4 Persist(&last->next); 2. 3. DSB 4. } CAS next next Producer B observes A's updates, but Persist 2 3 cannot / does not enforce the persists • The inter-thread "read of non-CAS next next persistent write "problem Persist insert insert **Producer A** Producer B

arm

Solution

- Basic idea: delay consumer's persist operation until producer's persist operation is done
- Various arch options
 - Delay producer's visibility until persistence is done



Solution

- Basic idea: delay consumer's persist operation until producer's persist operation is done
- Various arch options
 - Delay producer's visibility until persistence is done
- New instructions for combining persist and store for synchronizing stores
 - The persist operation can be done lazily till data is requested across threads



Persistent Transitive Stores to Synchronize Visibility & Persistency



15

Architectural Support for Memory: Persistent Transitive Stores





Summary: Persistent Transitive Stores

- Persistent memory introduces a new level of reasoning
- Arm ISA extensions for flushing to *point of (deep) persistence:* DC CVA[D]P
 Armv8.2-A DC CVAP, Armv8.5-A DC CVADP
- Simple persist operations do not allow transitive ordering of persists
- Tricky case closing store of lock-free section
- Extending the ISA (and µarch) to synchronize *visibility and persist* orders

Concurrency on Persistency Memory : It's Complicated



"We also explain that atomic operations cannot be used inside a [PMDK] transaction while building lock-free algorithms without transactions. *This is a very complicated task if your platform does not support eADR.*"

Memory Consistency

- + + + + + + + + + + + + + + + +
- + + + + + + + + + + + + +
- + + + + + + + + Why should sequential application developers care about memory consistency?

+ + + + + + + + + + + + + + +

Example: Adding a Node to a Linked List



| 2 | void |
|----|--|
| 3 | <pre>addNode(struct root *rootp, int data)</pre> |
| 4 | |
| 5 | ι
struct node *newnodep; |
| 6 | |
| | <pre>if((newnodep = [pm_callod(1,</pre> |
| 7 | <pre>sizeof(struct node))) == NULL)</pre> |
| 8 | <pre>fatal("out of memory");</pre> |
| 9 | newnodep->data = data; |
| 10 | <u>_newnodep->nextp = rootp-</u> >headp; |
| 11 | <pre>(pm_flush(newnodep,</pre> |
| 12 | <pre>sizeof(struct node));</pre> |
| 13 | <pre>pm fence();</pre> |
| 14 | <pre>rootp->headp=newnodep;</pre> |
| 15 | pm_flush(newnodep, |
| 16 | <pre>sizeof(struct node));</pre> |
| 17 | <pre>pm_fence();</pre> |
| 18 | } |



eADR Simplifies Persistent Programming, but Not Sufficient



- CPU cache hierarchy in the powerfail protection domain (PoP)
 - Contents will be saved upon power failure
- Persistency == Consistency
 - Concurrent programs \checkmark
 - Is that sufficient for sequential programs?
- Globally visible stores in the cache hierarchy will be persistent too
 - No need to DC CVAP
 - No need to use barriers?
 - No, simple sequential programs need to reason about memory consistency

Arm's Weak Memory Model: W->W Reordering Allowed

P0P1str A=1while(flag==1){};str flag=0print A

P1 can read a stale copy of A, as **str flag=0** can be made globally visible before **str A=1**.

Use **DMB.st** (or stlr) between the two stores on P0 to serialize the two stores.

```
Add a node to a linked list
  void
2
   addnode(struct root *rootp, int data)
4
5
       struct node *newnodep;
6
       if ((newnodep = calloc(1,
           sizeof(struct node))) == NULL)
         fatal("out of memory");
8
9
       newnodep->data = data;
       newnodep->nextp = rootp->headp;
       rootp->headp = newnodep;
```

Can we remove both persist and fences?

Even though caches are in the PoP, no need to **PERSIST**, but **FENCES** are still needed.

Non-TSO needs the first DMB.ST to prevent store reordering.

TSO & non-TSO may need the second DMB.ST for global visibility due to store buffering.

Enforcing Failure Atomicity in Language-Level Persistency Models

Undo logging for failure atomicity

Bank balance transfer example

```
FASE
{
  Store A;
  Store B;
}
```

```
Failure atomicity w. Armv8.2-A
 FASE
   STORE log-A;
   DCCVAP log-A;
   DMB;
   STORE A;
   DCCVAP A;
   STORE log-B;
   DCCVAP log-B;
   DMB;
   STORE B;
```

DCCVAP B;

DSB;

```
Failure atomicity with eADR on Arm
```

```
FASE
{
   ST/NP log-A;
   STLR A;
```

```
ST/NP log-B;
STLR B;
```

Despite compilers can instrument, barriers are expensive.

```
Can we remove barriers?
```

```
Failure atomicity with eADR+ on Arm
```

```
FASE
{
   STORE log-A;
   STORE A;
   STORE log-B;
   STORE B;
}
```

}

Software Porting from TSO to WMM

Barriers are hard to get right

- DBT (x86->Arm)
 - Need to add fences (STLR/LDAR, DMB)
 - Hard problem to identify all cases, if not overusing
- Applications porting from TSO -> WMM
 - Recompile, if w. language-level consistency model
 - Add fences (STLR/LDAR, DMB), if not
 - Tedious, easy to overuse or underuse barriers
- Silicon can support TSO and WMM
 - Set a register to get TSO dynamically
 - So the code in the middle would run okay

// Producer
*data = 1;
atomic_store_explicit(&flag, 1, memory_order_release)

// Consumer

if (atomic_load_explicit(&flag, 1, memory_order_acquire))
 assert(*data != 0);



x86 to armv8

A compiler targeting either architecture directly would produce correct code. However, binary translation that does not account for differences in consistency models would lead to the invalid outcome becoming observable!

DBT needs to insert fences, otherwise tricky bugs get introduced. Or, processors support TSO as well.

Extending Power-fail Protection to Store Buffers



Note: For simplicity of illustration, store buffer may include other buffers on the store path in between core and L1D, e.g., merge buffer

- CPU store buffers in the power-fail protection domain (PoP) too
 - Contents will be saved to PoP
- Stores are executed OoO but committed in order
 - No need to order w. barriers explicitly
- Consistency == Persistency
 - Concurrent programs \checkmark
- Persistency > Consistency (ahead)
 - Persistency at SB
 - WMM stores get persisted in order, despite can be made visible OoO, barriers would have already been needed for concurrency so okay.
 - Sequential programs continue to execute correctly without CPU barriers
 - Language support may be needed to prevent compiler reordering

Microarchitectural Support to Sync Visibility & Persistency: BBB

<= Microarchitectural Support



PoP: Point of Persistence

PoDP: Point of Deep Persistence

BBB: Battery-Backed Buffers



CPU Microarchitectural Support for Memory: BBB





Summary: Battery-Backed Buffers

- Battery-backed buffers, instead of the on-chip cache hierarchy
 - Reduce energy, by two orders of magnitude vs. eADR
 - Improve performance and simplify programming vs. v8.2
 - both DC CVAP and DSB can be eliminated
- Sequential persistency, in addition to strict persistency
 - Persistency == Consistency (strict)
 - Relaxed -> Strict (eADR) -> Sequential (BBB)

| Programmability | Sequential I | Programs | Concurrent Programs | | | |
|-----------------|--------------|--------------|---------------------|--------------|--|--|
| | DC CVAP | DSB | DC CVAP | DSB | | |
| eADR | \checkmark | | \checkmark | \checkmark | | |
| BBB | \checkmark | \checkmark | \checkmark | \checkmark | | |

| Total Energy Cost | Mobile Class | Server Class | | | |
|-------------------|-------------------------------------|----------------------|--|--|--|
| eADR | 46.5 mJ (<mark>317X</mark> of BBB) | 550 mJ (709X of BBB) | | | |
| BBB [32 entries] | 145 μJ | 775 μJ | | | |

More BBB $\mu arch$ details in HPCA'21

Other Persistent Memory Programming Challenges

+ + + + + + + + + + + + + +

Persistent Memory Programming Challenges

Persist ordering Relaxed & strict memory persistency models [arch & uarch] M-class Failure atomicity Programs • PSTM [sw] HW logging [uarch & arch] Sequential Persistent addressing **Concurrent Programs** A-class Persistent pointers [sw & arch] Pointer swizzling at crash recovery [sw] Persistent memory management • Metadata crash consistency, GC [sw] Concurrency Persistent transitive stores [arch] M-class PHTM/PSTM [uarch/sw] Locking [sw]

Evolution of Memory Models: Consistency and Persistency



HPCA'21

Note: PC differs w. x86-TSO on store atomicity but same ordering.

arm

Memory Persistency Models – by Arm Research & Co.

| PUBLICATION | TITLE | LEVEL | PERSIST ORDERING | PERSIST ATOMICITY |
|-------------|---|----------|--------------------|-------------------|
| IEEE Top | | | Acquire-Release | |
| Picks'19 | Language Support For Memory Persistency | Language | Persistency | Persist |
| | | | Sequential | |
| PLDI'18 | Persistency For Synchronization-free Regions | Language | Persistency | SFR |
| | Persistent Atomics For Implementing Durable Lock- | | (Lazy) Release | |
| SPAA'19 | free Data Structures For Non-volatile Memory | ISA | Persistency | Persist |
| ISCA'20 | Relaxed Persist Ordering Using Strand Persistency | ISA | Strand Persistency | Persist |
| | BBB: Simplifying Persistent Programming Using | | | |
| HPCA'21 | Battery-backed Buffers | ISA | Strict Persistency | Persist |
| | Execution Dependence Extension (EDE): ISA Support | t | | |
| ISCA'21 | for Eliminating Fences | ISA | Explicit | Persist |
| | | | (Buffered) Epoch | |
| Arm Arm | Armv8.2-A DC CVA[D]P with DMB and DSB | ISA | Persistency | Persist |

+ + + + + + + + + + + + + +





+ + + + + + + + + + + + + + +

+ + + + + + + + + + + + + + +

+ + + + + + + + + + + + + + +

+ + + + + + + + + + + + + +

Summary

Problems

- Persist ordering across threads
- Persist ordering within a thread
- Solutions [*]
 - Persistent transitive stores
 - Battery-backed buffers
- Other challenges

| | Persistent transitive stores | Battery-backed buffers | | | |
|-----------------------|------------------------------|------------------------|--|--|--|
| Performance | | | | | |
| Improvement | Small | Big | | | |
| Programmability | | | | | |
| Concurrency | Yes | Yes | | | |
| Failure atomicity | No | No | | | |
| Persist ordering | Yes | Yes | | | |
| Persistent addressing | No | No | | | |
| Persistent MM | No | No | | | |
| Portability | High | Low | | | |
| Implementation | | | | | |
| ISA architecture | Yes | No | | | |
| System architecture | No | Yes | | | |
| Microarchitecture | Yes | Yes | | | |
| Interconnect | Yes | No | | | |
| Operating System | No | Yes | | | |
| Compiler& toolchain | Yes | No | | | |

| Persist Ordering | Sequential P | rograms | Concurrent Programs | | |
|------------------------------|--------------|--------------|---------------------|--------------|--|
| | DC CVAP | DSB | DC CVAP | DSB | |
| Persistent transitive stores | | | \checkmark | \checkmark | |
| Battery-backed buffers | \checkmark | \checkmark | \checkmark | \checkmark | |

| + | + | + | + | + | + | + | + | + | + | + | + | + | + | + |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |

| a | r'n | \mathbf{n}^{\dagger} | | | | + | | Thank You
Danke | + |
|---|--|--|--|--|--|---|--|------------------------------|---|
| | | | + | | + | + | | [*] Gracias
」 谢谢 | + |
| | | | | | | | | ありがとう | + |
| | | | | | | | | - Asante
Merci | + |
| | | | | | | | | 감사합니다
धन्यवाद | + |
| Grocutt, Step
Joseph Yiu, Ro
Will Deacon, A | han Diestelho
od Crawford, /
Alex Waugh, (| orst, Wendy Els
Andrew Sloss, I
Dla Liljedahl, N | eaver, Nikos N
Dave Rodgma
itefano Ghiggir | ikoleris, Andre
n, Gustavo Pet
ii, Luca Nassi, E | as Sandberg,
ri, Jade Alglave
Sobby Batachar | | | | + |

Mohammad Alshboul, Mike Filippo, Gagan Gupta, Jay Lorch, Bret Toll, Ben Chaffin, Nagi Aboulenein,
 Guoyun Zhu, Jonathan Halliday, Hans-J. Boehm, Pedro Ramalhete, Virendra Marathe, and Mario
 Wolczko for their valuable feedback and insightful discussions. Thanks my collaborators Thomas
 Wenisch, Peter Chen, Satish Narayanasamy, Yan Solihin, James Tuck, Geoff Merrett, Alex Weddell, Boris
 Grot for very insightful discussions over the years.

© 2021 Arm

ধন্যবাদ * নাম

شكر